Part Number Hot Search : 
IPP100N SRT300 2SK749 LCX245F 23470 1N4471 C3L03 ST10F271
Product Description
Full Text Search
 

To Download PI49FCT3802QE Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  1 ps8559a 09/14/04 block diagram (pi49fct3802) features ? high frequency >156 mhz ? high-speed, low-noise, non-inverting buffer - pi49fct3802 is 1:5 buffer - pi49fct3803 is 1:7 buffer ? low-skew (<250ps) between any two output clocks ? low duty cycle distortion <250ps ? low propagation delay <2.5ns ? 5v tolerant input ? multiple v dd , gnd pins for noise reduction ? 3.3v supply voltage ? packaging (pb-free & green available): - 16-pin tssop (l) - 16-pin qsop (q) 1:5/1:7 clock buffer for networking applications pi49fct3802/pi49fct3803 description the pi49fct380x is a 3.3v compatible, high-speed, low-noise non-inverting clock buffer. the key goal in designing the pi6c380x is to target networking applications that require low- skew, low-jitter, and high-frequency clock distribution. providing output-to-output skew as low as 250ps, the pi49fct380x is an ideal clock distribution device for synchronous systems. designing synchronous networking systems requires a tight level of skew from a large number of outputs. clk4 clk2 clk1 clk0 buf_in clk3 1 2 3 v dd 4 clk1 5 clk0 6 nc 7 v dd 8 gnd v dd clk3 gnd v dd nc gnd 16 15 14 13 12 11 10 9 buf_in gnd clk2 clk4 pin confguration (pi49fct3802) 16-pin l, q block diagram (pi49fct3803) clk6 clk2 clk1 clk0 buf_in clk3 1 2 3 v dd 4 clk1 5 clk0 6 clk2 7 v dd 8 gnd v dd clk5 gnd v dd clk3 gnd 16 15 14 13 12 11 10 9 buf_in gnd clk4 clk6 pin confguration (pi49fct3803) 16-pin l, q pin description pin name description 3802 3803 buf_in clk[0:4] gnd v dd buf_in clk[0:4] gnd v dd input outputs gnd power
2 ps8559a 09/14/04 pi49fct3802/pi49fct3803 1:5/1:7 clock buffers for networking applications storage temperature ........................................................... C65c to +150c v dd voltage ............................................................... ............. C0.5v to 5.5v output voltage ............................................................... .......... C0.5v to 5.5v input voltage ............................................................... ............ C0.5v to 5.5v dc output current ............................................................ C60ma to +60ma power dissipation ............................................................... .............. 500mw maximum ratings (above which the useful life may be impaired. for user guidelines, not tested.) note: stresses greater than those listed under maximum ratings may cause permanent damage to the device. this is a stress rating only and functional op - eration of the device at these or any other conditions above those indicated in the operational sections of this specifcation is not implied. exposure to absolute maximum rating conditions for extended periods may affect reliability. notes: 1. for max. or min. conditions, use appropriate value specifed under electrical characteristics for the applicable device type. 2. typical values are at v dd = 3.3v, +25c ambient and maximum loading. 3. v oh = v dd C 0.6v at rated current. 4. this parameter is determined by device characterization but is not production tested. 5. not more than one output should be shorted at one time. duration of the test should not exceed one second. operating range v dd voltage ............................................................... ................ 3.3v 0.3v commercial temperature ......................................................... 0c to +70c industrial temperature ......................................................... C40c to +85c input frequency ............................................................... .... dc to 156 mhz capacitive loading ............................................................... ... 10pf to 50pf dc electrical characteristics (over the operating range) parameters description test conditions (1) min. typ. (2) max. units v ih input high voltage guaranteed logic high level (input pins) 2.0 5.5 v v il input low voltage guaranteed logic low level (input pins) -0.5 0.8 i ih input high current v dd = max. v in = v dd 1 a i il input low current v dd = max. v in = gnd -1 v ik clamp diode voltage v dd = min., i in = C18 ma -0.7 -1.2 v v oh output high voltage v cc = min., v in = v ih or v il i oh = C0.1ma v dd -0.2 i oh = C12ma 2.4 (3) 3.0 v ol output low voltage v cc = min., v in = v ih or v il i oh = 0.1ma 0.2 i oh = 12ma 0.3 0.5 i oh output high current v dd = 3.0v, v in = v ih or v il , v out = 1.5v (4) -45 -75 -180 ma i ol output lowcurrent v dd = 3.0v, v in = v ih or v il , v out = 1.5v (4) 50 92 200
3 ps8559a 09/14/04 pi49fct3802/pi49fct3803 1:5/1:7 clock buffers for networking applications notes: 1. for max. or min. conditions, use appropriate value specifed under electrical characteristics for the applicable device. 2. typical values are at v dd = 3.3v, +25c ambient. 3. per ttl driven input (v in = v dd C 0.6v); all other inputs at v dd or gnd. capacitance ( t a = 25c, f = 1 mhz) parameters (1) description test conditions typ max. units c in input capacitance v in = 0v 3.0 4 pf c out output capacitance v out = 0v 6 note: 1. this parameter is determined by device characterization but is not production tested. power supply characteristics parameters description test conditions min. typ. (2) max. units i ddq quiescent power supply current v dd = max. v in = gnd or v dd 0.1 30 a ?i dd supply current per inputs @ ttl high v dd = max. v in = v dd -0.6v(3) 47 300 i dd dynamic supply current v dd = 3.6v, no load 50 mhz 43 ma 67 mhz 56 80 mhz 66 100 mhz 81 125 mhz 97 156 mhz 121 notes: 1. see test circuit and waveforms. 2. minimum limits are guaranteed but not tested on propagation delays. 3. skew measured at worse cast temperature (max. temp). 4. identical conditions: loading, transitions, supply voltage, temperature, package type and speed grade. switching characteristics (v dd = 3.3v 0.3v, t a = 85c) parameters desciription test conditions min. typ. max. units t r /t f clkn rise/fall time 0.8v ~ 2.0v c l = 15pf, 125 mhz 0.7 1.0 ns t plh t phl propagation delay buf_in to clkn 1.0 2.2 2.5 t sk(o) (3) skew between two outputs of the same package (same transition) 110 250 ps t sk(p) (3) skew between opposite transitions (t phl - t plh ) of the same output 200 250 t sk(t) (3) skew between two outputs of different packages (4) 0.55 ns
4 ps8559a 09/14/04 pi49fct3802/pi49fct3803 1:5/1:7 clock buffers for networking applications switching waveforms propagation delay package skew C t sk(t) pulse skew C t sk(p) output skew C t sk(o) input t plh 3v 1.5v 0v output v oh 1.5v v ol t phl 2.0v 0.8v t r t f input t plh 3v 1.5v 0v output v oh 1.5v v ol t phl t sk(p) = | t phl C t plh | input t plhx 3v 1.5v 0v clkx v oh 1.5v v ol t phlx t sk(o) clky v oh 1.5v v ol t sk(o) t plhy t phly t sk(o) = ? t plhy C t plhx ? or ? t phly C t phlx ? input t plh1 3v 1.5v 0v package 1 output v oh 1.5v v ol t phl1 t sk(t) package 2 output v oh 1.5v v ol t sk(t) t plh2 t phl2 t sk(t) = ? t plh2 C t plh1 ? or ? t phl2 C t phl1 ? test circuits for all outputs defnitions: c l = load capacitance: includes jig and probe capacitance. r t = termination resistance, should be equal to zout of the pulse generator. pulse generator d.u.t. v in v out c l v dd
5 ps8559a 09/14/04 pi49fct3802/pi49fct3803 1:5/1:7 clock buffers for networking applications .189 .197 .053 .069 .004 .010 seating plane .025 bsc .007 .010 .228 .244 1 16 .150 .157 .016 .050 x.xx x.xx denotes dimensions in millimeters 0.635 4.80 5.00 1.35 1.75 5.79 6.19 0.101 0.254 .008 .012 0.203 0.305 3.81 3.99 0.178 0.254 0.38 0.41 1.27 .008 0.203 .015 x 45 ref detail a detail a .008 0.20 min. guage plane .010 0.254 .041 1.04 ref .016 .035 0.41 0.89 0?-6? .008 .013 0.20 0.33 .193 .201 .047 max. .002 .006 seating plane .0256 bsc .018 .030 .004 .008 .252 bsc 1 16 .169 .177 0.05 0.15 6.4 0.45 0.75 0.09 0.20 4.3 4.5 1.20 4.9 5.1 0.65 0.19 0.30 .007 .012 packaging mechanical: 16-pin qsop (q) packaging mechanical: 16-pin tssop (l)
6 ps8559a 09/14/04 pi49fct3802/pi49fct3803 1:5/1:7 clock buffers for networking applications pericom semiconductor corporation ? 1-800-435-2336 ? www.pericom.com ordering information ordering code package code package description pi49fct3802l l 16-pin tssop pi49fct3802le l pb-free & green, 16-pin tssop pi49fct3802q q 16-pin qsop PI49FCT3802QE q pb-free & green, 16-pin qsop pi49fct3803l l 16-pin tssop pi49fct3803le l pb-free & green, 16-pin tssop pi49fct3803q q 16-pin qsop pi49fct3803qe q pb-free & green, 16-pin qsop notes: 1. thermal characteristics can be found on the web at www.pericom.com/packaging/


▲Up To Search▲   

 
Price & Availability of PI49FCT3802QE

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X